

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking

TV_OUT
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PG 31

VAULE DEFINE


A=0603,B=0805,C=1206,F=1%,
OTHER IS 0402
V=Y5V,U=Y5U,R=X5R,S=X6S,
X=X7R,G=COG,O=NPO

EXAMPLE

10R=10ohm(0402)
10A=10ohm(0603)
10B=10ohm(0805)
10C=10ohm(1206)
10F=10ohm(0402 and 1%)


EXAMPLE

0.1U/16V/R=0.1U/16V/X5R(0402)
0.47UA/10V/X=0.47U/10V/X7R(0603)
10UB/10V/U=10U/10V/Y5U(0805)




PROJECT : AT1
Quanta Computer Inc.



Size Custom Document Number BLOCK DIAGRAM Rev MV
Date: Tuesday, August 21, 2007 Sheet 1 of 40




HT_RXCTL1/HT_RXCRL#1 MUST <1.5" FROM CPU PIN



TEST PU/PL MUST
FOLLOW ERRATUM 133
REVISION GUIDE FROM
AMD NPT 0Fh CPU




CPU THERMAL SENSOR & CONTROL



MBCLK/MBDATA NEED PU TO 3VPCU


HT LINK CONTROL LEVEL SHIFTER

MUST KEEP LOW DURING S3-S5 TO MEET HT IO LINK SPEC



FOLLOW AMD AND NVIDIA RECOMMEND 0904

OVER TEMP CONTROL



PLACE CLOSE CPU

SI MODIFY 1219

The diagram shows a circuit for monitoring CPU temperature. A PTC thermistor, labeled Q43 *PDTCT144EU, is connected in a voltage divider configuration. One terminal of the thermistor is connected to a 1.8V supply. The other terminal is connected to a resistor labeled R829 0R. The junction between the thermistor and the resistor is connected to the MCP67_THERMIP# pin of the MCP6701 IC. The other end of the resistor is connected to ground. The CPU_THERMIP# pin is also shown connected to ground.

MCP67_THERMIP# [6]

1.8VSUS

Q43
*PDTCT144EU


R829
0R

CPU_THERMIP#

CPU OR THERM IC THERMTRIP TO SHUTDOWN SYS FROM MCP67






CPU PROCHOT INPUT FROM THERM

NEED TO CONFIRM NVIDIA FOR
THE USAGE CONNECTION TO SB





PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number CPU (HT_I/F,CTL)	Rev MV
Date: Tuesday, August 21, 2007		Sheet 2 of 40



M_VREF : W = 20MIL AND SPACE = 20MIL




PROJECT : AT1
Quanta Computer Inc.
















Size Custom	Document Number CPU (MEM_I/F)	Rev MV
Date: Tuesday, August 21, 2007	Sheet 3 of 40	



04







Size Custom	Document Number CPU (POWER,GND),DDR2_TERM	Re M
Date: Tuesday, August 21, 2007		Sheet 4 of 40





MODIFY 0810
as close as ball within 500mils

WWW.AliSaler.Com












SMB/I2C PULL-UP

Signal	Resistor	Value	Connection
PCLK SMB	R194	2.7K	3V _{S5}
PDAT SMB	R745	2.7K	
SMB_ALERT#	R656	2.7K	
CGCLK SMB	R694	2.7K	
CGDAT SMB	R692	2.7K	

Signal	Resistor	Value	Connection
CGCLK SMB	R187	2.7K	3V
CGDAT SMB	R654	2.7K	

MODIFY FOR NVIDIA RECOMMEND 0906



 NBS/RD2/HW1	PROJECT : AT1 Quanta Computer Inc.		
	Size Custom	Document Number MCP67 (PG,SMB,PMU,GPIO,CLK)	Rev MV
	Date: Tuesday, August 21, 2007	Sheet 10 of 40	

MCP67 POWER PLANE/GND & BYPASS

11

4717mA
1.2V_VCORE

U30C

6 OF 7

PCIE

POWER GND

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE

SATA

CPU

UMA

PCIE


SATA





CPU




UMA

PCIE

SATA










	1.2V	[10,11,12,15,36]
	1.8V	[11,15,16,17,32,37]
	2.5V	[2,32,36]
	3V	[2,5,6,7,8,9,10,11,12,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,36,38]
	5V	[18,19,22,23,25,26,27,28,29,31,32,33,36,38]




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number NV_NB8M (LVDS,CRT,TV,HDMI)	Rev MV
Date: Tuesday, August 21, 2007		Sheet 13 of 40




PCI_DEVICE[4:0]	DESCRIPTION
00111	NB8M
OTHERS	RESERVED

R133	*10K	MIOBDD0	R102	10K	RAM_CFG0
R620	*10K	MIOBDD1	R621	10K	RAM_CFG1
R132	10K	MIOBDD8	R104	*10K	RAM_CFG2
R101	10K	MIOBDD9	R103	*10K	RAM_CFG3
DB2 MODIFY FOR PCI DEVICE SETTING 1106					
R638	*2K	VIPD4	R619	2K	PCI_DEVICE0
R639	*2K	VIPD5	R617	2K	PCI_DEVICE1
R637	*2K	VIPD3	R618	2K	PCI_DEVICE2
R94	2K	VIPD11	R89	*2K	PCI_DEVICE3
R112	*2K	MIOAHSYNC	R611	2K	SLOT_CLOCK_CFG
R635	2K	MIOAD1			SUB_VENDOR



 SHARE M/B SYSTEM BIOS, SUB VENDOR ID NEED PULL DOWN .

RAM Config[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infinicon
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infinicon
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infinicon
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infinion
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infinion
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix















3GIO_PADCFG[3:0]	DESCRIPTION
0000	DESKTOP
0001	MOBILE
OTHERS	RESERVED



PROJECT : AT1
Quanta Computer Inc.







Size Custom	Document Number NV_NB8M (ROM,GPIO,STRAP)	Rev M
Date: Tuesday, August 21, 2007	Sheet 14 of 40	





HYNIX-16Mx16 : AKD5JG-TW12 (HY5PS561621AFP-25_1.8V)
 INFINEON-16Mx16 : AKD5JG-T*08 (HYB18T256161AFL25)
 SAMSUNG-16Mx16 : AKD5JG-T514 (K4N56163QG-2C25_1.8V)


	PROJECT : AT1	
	Quanta Computer Inc.	
	Size Custom	
Document Number	NV_NB8M VRAM-1(GDDR2 BGA84)	
Date: Tuesday, August 21, 2007	Sheet 16	of 40












DB2 MODIFY 1101
IF NOT USED C PORT DDR2,
REMOVE ALL COMPONENTS



HYNIX-16Mx16 : AKD5JG-TW12 (HY5PS561621AFP-25_1.8V)
INFINEON-16Mx16 : AKD5JG-T*08 (HYB18T256161AFL25)
SAMSUNG-16Mx16 : AKD5JG-T514 (K4N56163QG-2C25_1.8V)





PROJECT : AT1 Quanta Computer Inc.		
Size Custom	Document Number NV_NB8M VRAM-2(GDDR2 BGA84)	Rev MV
Date: Tuesday, August 21, 2007	Sheet 17	of 40











LCD CONNECTOR








LAN_COL	1	Default	RTL8201BL LED
LAN_RXER_R	1	Default	RTL8201CL LED
LAN_CRS	0	Default	UTP Mode
	0	Default	Ensure operating at normal mode






PROJECT : AT1
Quanta Computer Inc.

Size Custom Document Number RTL8211B,8201CL,RJ45,RJ11 Rev MV


Date: Tuesday, August 21, 2007 Sheet 20 of 40




Serial EEPROM




4 IN1 CARD READER XD,MMC/SD,MS/MSP





Note: Need to add WP# and CD# pad for Proconn



2ND SOURCE







* NOT INSTALL FOR 2ND SOURCE CO-LAYOUT USED



15.4" & 17" AND DISCRETE & UMA		
HOLE	STATUS	NUT
HOLEa	DISCRETE	NUT-VGA-MBAT8002
	15" & 17"	NC
HOLEb	DISCRETE	NUT-VGA-MBAT8002
	UMA 15"	NUT-VGA-MBAT8002
	UMA 17"	NC
HOLEc	15.4"	NUT-MINI-MBAT8004
HOLEd	17"	NUT-MINI-FBAT9035

SCREW HOLE




[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,23,26,27,28,29,30,31,32,33,36,38]
[13,18,19,23,25,26,27,28,29,31,32,33,36,38]

	PROJECT : AT1 Quanta Computer Inc.	
	Size Custom	Document Number CARD_READER,HOLE,NUT,SPRING
	Date: Tuesday, August 21, 2007	Sheet 22 of 40







VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5v signaling on the HDA interface pins; when VDDIO is +3.3v, the device will use 3.3v signaling on the HDA interface pins.

For associated Line Side Device portion of this design see Conexant RD02-D450 reference schematic



GAIN	10K GPIO RESISTORS	
	GPIO1	GPIO2
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-16dB	Omit	Populate

Default gain is -6dB without populating the 10K ohm pull down resistors going to GPIO1 and GPIO2




PROJECT : AT1
Quanta Computer Inc.


Size Custom	Document Number HDA_CX20561-12.AUDIO_BOARD	Rev MV
Date: Tuesday, August 21, 2007	Sheet 23	of 40

Revision History

REV	Description	Date
0	Initial Release	April 26, 2005
4		



AUDIO AMPLIFIER




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB



INT. SPEAKER




PCSPK BEEP




PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA0312	Rev MV
Date: Tuesday, August 21, 2007	Sheet 25 of 40	


CD-ROM




USB DIP CONNECTOR X 2




SATA_1 CONNECTOR




For 17"W Second HDD SATA_2 CONNECTOR







USB WIRE TO DC BOARD X 1

















SI BOM MODIFY 1213







FOR LED DRIVEING ISSUE	
STUFF	Rc,Qa,Qb,LEDc
NC	Rd



PROJECT : AT1 Quanta Computer Inc.	
Size Custom	Document Number KB,FAN,LED,SW (PWR,QLB,LED)
Date: Tuesday, August 21, 2007	Sheet 29 of 30




IF USED KB3926 : Ra leave NC

[29,31] MY[0..17]  MY[0..17]

[29,31] MX[0..7]  MX[0..7]



MODIFY REMOVE FOR STRAP OPTION 0904




3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,31,32,33,36,38]
3V_S5	[8,9,10,11,20,28,32,33,37]
3VPCU	[9,14,18,28,29,31,33,34,35]
5VSUS	[18,26,28,31,32,33,37]



Size Custom	Document Number KB3920,SPI_ROM	Re M
Date: Tuesday, August 21, 2007		Sheet 30 of 40





EC - KB3926

CABLE DOCK





DISCHARGE

SI POWER MODIFY



LAN_POWER (WOL FUNCTION)		
POWER STATES	AC MODE	DC MODE
S4 / S5	OFF	OFF
S3	ON	OFF
S0	ON	ON



- CPU_CORE [4,38]
- 1.2V_S5 [10,11,35]
- 1.5V [27,28,31,36]
- 1.8V [11,13,15,16,17,37]
- 1.8VSUS [2,3,4,5,6,36,37]
- 2.5V [2,13,36]
- LANVCC [20,33]
- 3V [2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,33,36,38]
- 3VSUS [27,28,29,33]
- 3V_S5 [8,9,10,11,20,28,30,33,37]
- 5V [13,18,19,22,23,25,26,27,28,29,31,33,36,38]
- 5VSUS [18,26,28,30,31,33,37]
- +12V_ALW [10,18,33]
- VIN [18,31,33,34,35,36,37,38]

PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number DISCHARGE	Rev MV
Date: Tuesday, August 21, 2007	Sheet 32 of 40	




Adapter
19V/3.4A/65W
19V/4.75A/90W


From Docking CNN

AT1: UN;AT2:install

Battery 6/8/12cell
MAX8724


34







S0-S1

1.2V
C/C:6A
P/C:8A
OCP minimum 10A



$$V_{out} = 0.7V(1 + R_a/R_b)$$

$$V_{cs} = I_L(A) * L_{DCR}(m\Omega) = V_{ILIM}(mV) / 10$$





1.2V_VCORE	[11,35]
1.2V	[10,11,12,13,15]
1.5V	[27,28,31,32]
1.8VSUS	[2,3,4,5,6,32,37]
2.5V	[2,13,32]
3V	[2,5,6,7,8,9,10,11,12,13,14,15,18,19,21,22,23,26,27,28,29,30,31,32,33,38]
5V	[13,18,19,22,23,25,26,27,28,29,31,32,33,38]
5VPCU	[10,23,33,34,35,37,38]
VIN	[18,31,32,33,34,35,37,38]







PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MAX1992 (1.2V), 1.5V, 2.5V	Rev MV
Date: Tuesday, August 21, 2007	Sheet 36 of 40	





D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	1.5500V	1	0	0	0	0	0	0.7825V
0	0	0	0	0	1	1.5250V	1	0	0	0	0	1	0.7500V
0	0	0	0	1	0	1.5000V	1	0	0	0	1	0	0.7375V
0	0	0	0	1	1	1.4750V	1	0	0	0	1	1	0.7250V
0	0	0	1	0	0	1.4500V	1	0	0	1	0	0	0.7125V
0	0	0	1	0	1	1.4250V	1	0	0	1	0	1	0.7000V
0	0	1	0	0	0	1.4000V	1	0	0	1	1	0	0.6875V
0	0	0	1	1	1	1.3750V	1	0	0	1	1	1	0.6750V
0	0	1	0	0	0	1.3500V	1	0	1	0	0	0	0.6625V
0	0	1	0	0	1	1.3250V	1	0	1	0	0	1	0.6500V
0	0	1	0	1	0	1.3000V	1	0	1	0	1	0	0.6375V
0	0	1	0	1	1	1.2750V	1	0	1	0	1	1	0.6250V
0	0	1	1	0	0	1.2500V	1	0	1	1	0	0	0.6125V
0	0	1	1	0	1	1.2250V	1	0	1	1	0	1	0.6000V
0	0	1	1	1	0	1.2000V	1	0	1	1	1	0	0.5875V
0	0	1	1	1	1	1.1750V	1	0	1	1	1	1	0.5750V
0	1	0	0	0	0	1.1500V	1	1	0	0	0	0	0.5625V
0	1	0	0	0	1	1.1250V	1	1	0	0	0	1	0.5500V
0	1	0	0	1	0	1.1000V	1	1	0	0	1	0	0.5375V
0	1	0	0	1	1	1.0750V	1	1	0	0	1	1	0.5250V
0	1	0	1	0	0	1.0500V	1	1	0	1	0	0	0.5125V
0	1	0	1	0	1	1.0250V	1	1	0	1	0	1	0.5000V
0	1	0	1	1	0	1.0000V	1	1	0	1	1	0	0.4875V
0	1	0	1	1	1	0.9750V	1	1	0	1	1	1	0.4750V
0	1	1	0	0	0	0.9500V	1	1	0	1	0	0	0.4625V
0	1	1	0	0	1	0.9250V	1	1	0	1	0	1	0.4500V
0	1	1	0	1	0	0.9000V	1	1	1	0	0	0	0.4375V
0	1	1	0	1	1	0.8750V	1	1	1	0	1	0	0.4250V
0	1	1	1	0	0	0.8500V	1	1	1	1	0	0	0.4125V
0	1	1	1	0	1	0.8250V	1	1	1	1	0	1	0.4000V
0	1	1	1	1	0	0.8000V	1	1	1	1	1	0	0.3875V
0	1	1	1	1	1	0.7750V	1	1	1	1	1	1	0.3750V



PROJECT : AT1
Quanta Computer Inc.

Size Custom	Document Number MAX8774 (CPU_CORE)
Date: Tuesday, August 21, 2007	Sheet 38 of 40